Talent 101 Circuit

System Engineer with experience in commercial, military and space grade hardware available

Posted on April 25, 2018 by Kent Smith

Joshua – System Engineer 

  • Design and engineering experience with commercial, military and space grade RF and Microwave hardware, including frequency sources, power amplifiers, mixers, filters and passive components.
  • Characterized, simulated, tested, screened, and improved numerous designs employing mixed signal technology resulting in world-class products.
  • Design Software:  NI LabVIEW, Multisim, AutoCAD, Cadence OrCAD PSPICE & Schematic Capture, Allegro HDL, Agilent Genesys, Agilent Advanced Design Software (ADS), AnsoftHFSS, Operating Systems, Windows 2000/XP/Vista/7, UNIX
  • Programming Languages:  MATLAB, C/C++
Read More

Physical Design Engineer with experience in ASIC design flow

Posted on April 23, 2018 by Kent Smith

Shiva – Physical Design Engineer 

  • Physical Design Engineer in the field of Semiconductor design.
  • Experienced in ASIC design flow from RTL to GDSII: RTL Synthesis, Floor Planning, Power Planning, Placement and trail routing, CTS, Routing, Parasitic Extraction, STA & SI, and DRC/LVS.
  • Hands on experience in RTL design and verification of digital design using Verilog.
  • Proficient scripting skills in Perl, TCL, and Shell.
  • M.S. in Electrical Engineering
Read More

Senior ASIC Physical Design Engineer with 20+ years of experience

Posted on April 20, 2018 by Kent Smith

Barbara – Senior ASIC Physical Design Engineer 

  • 20+ years as a physical designer and 10 tape-outs, from netlist to GDS
  • 10+ years of methodology development, understanding and using other company’s methodology
  • VLSI design work & custom layout using backend tools from Synopsys(ICC1), Cadence(Innovus)
  • Large 28 million gate design, physical partition into three blocks. Intel 10nm process and library and IP
  • Create and developed a power estimate to create IR/EM correct power rails using Synopsys tools for TSMC flow
  • Extensive use of portable scripting languages for tools flow development
  • Versed in Microsoft EXCEL spreadsheet for calculations
Read More

Physical Design Engineer with MS in Electrical Engineering

Posted on April 18, 2018 by Kent Smith

Charbel – Physical Design Engineer 

  • Core experience centered on physical design of large complex CMOS, ASIC, SOC Designs using industry standard tools i.e. Innovus, ICC, talus, and Primetime.
  • Responsible for synthesis, formal verification, floor planning (block and top level), power creation and repair, timing driven placement and routing, CTS, timing convergence and analysis, noise convergence and analysis, LVS and DRC.
  • Proficient in Cadence's SOC FE, Synopsys' ICC and talus performing synthesis, place and route, timing closure and power analysis.
  • Intermediate user of Mentor’s Olympus tool. 
  • Proficient user of PTSI from Synopsys and Calibre performing LVS/DRC. 
Read More

Senior Design Verification Engineer with experience in Mixed Signal Design

Posted on April 16, 2018 by Kent Smith

Harold – Senior Design Verification Engineer

  • Design Verification – Constrained Random Full Chip & Unit Level SoC, ASIC, & FPGA
  • System Verilog/UVM
  • Functional Coverage & Code Coverage
  • Assertion (SVA) Based Verification
  • Verilog, VHDL
  • VCS, IUS, QuestaSim, Verdi
  • Python, TCL & PERL Scripting
  • VERA/RVM
  • Test Bench Architecture & Implementation
Read More

Design Verification Engineer with experience in IC/ASIC design

Posted on April 13, 2018 by Kent Smith

Chang – Design Verification Engineer

  • High-performance IC/ASIC design and verification.  
  • Co-author of two patents.  Strong critical thinking, problem-solving, and planning skills.
  • Expert in UVM, System Verilog, VHDL. 
  • Experienced in developing and deploying new verification methodologies. 
  • Proven track record of developing and delivering high-quality designs on time. 
  • Strong leadership and collaboration skills.
  • Outstanding team player, mentor, and coach.
  • Engineering & Product Management.
Read More

Quality Assurance Test Engineer with Master's in Computer Science

Posted on April 11, 2018 by Kent Smith

Shae – Quality Assurance Test Engineer

  • Goal Oriented Quality Assurance Test Engineer with diverse experience in Manual & Automation testing.
  • Solid knowledge of software development lifecycle and software testing life cycle.
  • Excellent written/oral communication and strong leadership skills. Possess analytical, troubleshooting and problem-solving skills.
  • Able to work independently and in a Team environment.
  • Worked on Projects with Java Advanced level (Web-based P
    rojects) and on Embedded systems.
Read More

Quality Engineer with Master's in Management Technology

Posted on April 09, 2018 by Kent Smith

Roger – Quality Engineer

  • Quality and process engineering knowledge along with positive perspective and effective problem-solving techniques.
  • Creates innovative solutions, driving consistent results and improving revenue and growth.
  • Inspires the respect and confidence of team members and leaders, while remaining keenly aware of organizational growth initiatives and the company’s potential to meet customer needs.
  • Successfully establishes knowledge of Quality Management System and drives for compliance with customer and company requirements, as well as evaluates the risk of new products and processes.
  • Develops, executes and documents projects in compliance with committed timelines and project goals.
  • Master of Science in Management of Technology.
Read More

Design Verification Engineer with Experience in block and SOC  (Available Now)

Posted on April 06, 2018 by Kent Smith

Jeffrey – Design Verification Engineer

  • Extensive experience in the Design Verification in both block and SoC levels 
  • Skilled in directed and constrained-random test benches
  • Proficient in Object-Oriented programming
  • Languages – System Verilog, Verilog, SVA, C, Perl, Shell Scripts, assembly (e200, e500, HC08, HC12)
  • Verification methodologies – UVM, VMM
  • Simulators – VCS, NC Verilog (incisive), Verilog XL
Read More

Senior ASIC/SOC Design & Verification Engineer Available Now

Posted on April 04, 2018 by Kent Smith

Maribel – Senior ASIC/SOC Design/Verification Engineer 

  • ASIC Firmware/Hardware Integration
  • ASIC / SOC Development & Design & Methodology implementation
  • Experienced project lead in hard drive controller support.
  • ASIC/SOC Conceptual & Layout Design
  • Verilog, VDHL, Perl, RTL, UNIX, embedded coding; some OOP C++ and Python.
  • Drove/supported clock Generator, SOC Clock Timing, and IDDQ analysis.
  • CPU and microarchitectures
Read More