AJ – Design Verification Engineer
- Design Verification + Emulation Engineer, with hands-on technical experience in ASIC & FPGA Verification and Emulation.
- Expert knowledge in advanced design verification using System Verilog & UVM.
Identify and log bugs
Work with Design team to resolve issues
Creating Test Benches in Verilog/SysVerilog
Conduct Regression test and compare to spec